ABSTRACT: We present test results and characterization of a data compression system for the readout of the NA62 liquid krypton calorimeter trigger processor. The Level-0 electromagnetic calorimeter trigger processor of the NA62 experiment at CERN receives digitized data from the calorimeter main readout board. These data are stored on an on-board DDR2 RAM memory and read out upon reception of a Level-0 accept signal. The maximum raw data throughput from the trigger front-end cards is 2.6 Gbps. To readout these data over two Gbit Ethernet interfaces we investigated different implementations of a data compression system based on the Rice-Golomb coding: one is implemented in the FPGA as a custom block and one is implemented on the FPGA embedded processor running a C code. The two implementations are tested on a set of sample events and compared with respect to achievable readout bandwidth.
Introduction
The NA62 experiment [1] at CERN SPS aims to make a stringent test of the Standard Model by collecting O(100) events with a 10% background to measure the Branching Ratio of the very rare kaon decay K + → π + νν (Standard Model prediction (8.5 ± 0.7) × 10 −11 ).
The NA62 detector [2] currently being installed at CERN SPS and depicted in figure 1 is composed of: a differential Cerenkov counter (CEDAR), a beam tracker (GTK) and charged particle detector (CHANTI), a straw chambers magnetic spectrometer, a photon veto system composed of different detectors in the various angular decay regions, a RICH, a charged particle hodoscope (CHOD) and a muon detector (MUV). One of the main backgrounds to the proposed measurement is the K + → π + π 0 decay which needs to be suppressed by an efficient photon veto system. In the 1-10 mrad angular region the NA48 high performance Liquid Krypton electromagnetic calorimeter is used, which will be readout by the new Calorimeter REAdout Module [3] (CREAMs) providing 40 MHz 14 bit sampling for all 13k calorimeter readout channels, data buffering, optional zero suppression and programmable trigger sums for the Level 0 electromagnetic calorimeter trigger processor.
The LKr L0 trigger [4] continuously receives from the LKr readout modules 864 trigger sums, each one corresponding to a 16-cells calorimeter tile. It identifies EM clusters in the calorimeter and prepares a time-ordered list of reconstructed clusters together with arrival time, position, and energy measurements of each cluster. The trigger processor will also provide a coarse-grained notzero suppressed readout of the LKr calorimeter that can be used in software triggers and off-line as cross-check for the high-granularity readout. The trigger processor shown in figure 2 is a 3-layer parallel system, composed of Front-End and Concentrator boards, based on the 9U TEL62 1 [5] equipped with custom dedicated mezzanines. In total, the system will be composed of 36 TEL62 boards, 108 mezzanine cards and 215 high-performance FPGAs.
Each Front-End board is equipped with a custom readout mezzanine (figure 3) based on the Altera EP2S30F484 and providing two dedicated high speed links for low latency trigger data transmission and two standard Gbit Ethernet links for readout of data accepted by the L0 trigger. The readout bandwidth from each Front-End board can be estimated as BW = L0 trigger rate × tiles × samples × 16 bit = 1 MHz × 32 × 5 × 16 bit 2.6 Gbps which must match the maximum 2 Gbps acceptable rate available from each FE board using a dedicated compression algorithm implemented on the on-board FPGA.
In this paper we discuss the implementation of the Rice/Golomb algorithm on FPGA embedded processors for real-time LKr Level 0 trigger data compression and more generally in the context of High Energy Physics experiments.
Rice-Golomb coding
The encoding scheme for the data samples was chosen among members of a family of compression codes invented by S.W. Golomb [6] , specifically the variant due to R.F. Rice [7] .
The Rice/Golomb coding is a loss-less prefix code, tunable by choosing a parameter K ∈ [1, l] where l is the length in bits of the input sample word. Each input word, treated as an unsigned
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integer, is divided by 2 K , thus splitting it into a quotient Q and remainder R; the output stream receives the bits of R followed by the unary coding of Q, i.e. Q bits set to 1, plus a trailing zero.
This means that each sample turns from being l bits long to K + 1 + Q; all samples for which K + 1 + Q < l are compressed, otherwise they are enlarged. Tuning the algorithm under the given distribution means finding K so that most samples are compressed and as few as possible are enlarged; of course, the more the distribution law of the samples is peaked around values with a zero or small Q, the larger the compression ratio can be.
Our tests were performed on a data set that was created under reasonable hypotheses as to the form of the actual distribution of the samples, which is not known in advance. This is currently mimicked by a large number of random samples under a given threshold interspersed with short bursts of values above it.
The schema below shows a 16-bits sized sample that, with a choice of K = 11, is turned into a bitstring of length variable from 12 to 43 bits. 
Implementation
The entire project has been developed using an Altera Stratix II EP2S60 NIOS II Development Kit. This board mounts an EP2S60F672C3 device, belonging to the same Stratix II Family of the FPGA mounted on the Read-Out Card. The two devices are equal in technology; the only difference is in the numbers of Logic Element and Memory. Altera devices include a programmable 32-bit RISC soft processor, the NIOS II [8] , featuring instruction and data caches of 32 KB each, a Memory Management Unit and the capability to add hardware custom instructions.
According to the NA62 experiment constraints, the input lines in our system can be schematized as being 32 16-bit wide channels providing data at a 5 MHz rate, therefore we can see a single channel as an input flow of 10 Mbyte/s. In order to apply the Rice-Golomb enconding, the first assumption we made is to reserve a dedicated hardware logic block to each incoming channel; with a preliminary choice of K = 11, the implementation complexity is kept to a minimum -no sample becoming larger than 64 bits -and yields a best-case compression ratio of 25%.
Positing that the average flow does not deviate from such best case, any single 16 bits sample becomes 12 bits, turning the input bandwidth coming from the digitizers battery into 7.5 Mbyte/s per channel, or one 32 bits word per 1.875 MHz per channel. Given the synthesis trials done, the maximum operating frequency of the NIOS II available in our development platform is 150 MHz; this means that the processor has a hard limit of exactly 80 cycles of time to consume each 32 bits input word.
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Software implementation
Basically, we implemented the Golomb encoding function together with its decoding companion and a data packing function that stores the encoded samples in a contiguous memory buffer. The actual C99 implementation was very simple and straightforward; it was developed with the requisite of a data encoding as computationally lightweight as possible. To do so, we dropped the less stringent requirement of generality, and restricted the range of possible input parameter K to be greater or equal to 11. Doing so, intermediate results of the compression could be accommodated into one unsigned integer 64-bits data type, which is natively supported by the NIOS II processor C Compiler without the need of further computationally expensive data manipulation. Adopting such strategy and exploiting the full GCC compiler optimizations capabilities, we were able to implement an encoding function capable of performing the encoding of a 16-bit sample in ∼ 100 processor cycles (reading samples and storing back the encoded ones in static memory). When performing the software compression, the cycles hard limit to be considered is the ratio between NIOS II clock frequency and FIFO output frequency, i.e. 60 cycles, well below what has been measured, especially considering that reading from static memory is faster than reading from the inout data stream FIFO. Modules for software Golomb encoding/decoding were developed on a desktop PC and then recompiled with almost no effort in the SOPC compilation environment. We used the Altera HAL embedded lightweight runtime environment without including any OS in our project. A tiny hardware abstraction layer made up of a restricted set of C macros was developed in order to hide underlying hardware details to the application: e.g. data FIFO access functions, using or not custom NIOS II instructions. We did not integrate the Ethernet driver in the software flow as the focus of this work was to investigate the NIOS II processor capabilities as real time data compressor.
Hardware implementation
The hardware block structure for a single channel, depicted in figure 4 , is split into Golomb block and Parallel block. These blocks belong to different clock domains: clk glb at 5 MHz and clk avl at 150 MHz. For the purpose of interfacing the blocks working at two different clock, dual clock FIFOs are used: FIFO dual data and FIFO dual width.
The Golomb block is in charge of implementing the Golomb algorithm on a data stream composed of M-bits sized samples. The result is an output of one fixed L-bits sized word plus one 32-bits integer per cycle; the first word contains the compressed bits padded with zeroes, the second one conveys how many bits of the former are actually used: number of bits of the quotient + 1 + remainder. Each parameter (M, L and K) can be independently set, assuring high flexibility. Given the fixed length of data output (L), the logic is able to warn of an eventual data overflowthat is, data input cannot be compressed using the chosen parameters. To support data streaming, the Golomb block writes data in those FIFOs continuously, and it is able to raise an exception in case of FIFO full.
The Parallel block's main task is to pack data coming from FIFO dual data, according with width specified in FIFO dual width, in N bits data, and to send them to the NIOS FIFO.
The initial implementation saw the compressor modules leaning onto the Avalon bus to feed the FIFOs; first trials showed that, with this configuration, the NIOS wasn't able to keep up even with a single FIFO.
In order to match the design requirements, we introduced a small set of NIOS's multicycle custom instructions [8] (custom logic blocks adjacent to the ALU in the datapath of the processor). With this shortcut, the NIOS became able to consume a certain number of FIFOs; the exact number is given in section 3.4.
FPGA resource usage
A synthesis of a complete system (including 1 NIOS processor, 1 RAM Controller and 16 Compressor modules) on the FPGA of the development kit (Stratix II S60) gives the results in table 1 in terms of resource usage.
The percentage of total FPGA logic utilization for a single NIOS II block (including compressors and data FIFOs) resulted to be 52%. The timing requirements are substantially met, with a processor clock frequency set to 100 MHz. The maximum synthesizable frequency for the Golomb Compressor block is 105 MHz for clk glb and 160 MHz for clk avl.
The same analysis was performed on the more performant Stratix IV device. The percentage of total FPGA logic utilization resulted to be 9% for this device, with a maximum synthesizable frequency is 203 MHz for clk glb and 188 MHz for clk avl.
Testbed
In figure 5 the three used testbeds are shown.
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TESTBED #1 and #2 have distinct configurations: in the former, the compressor is implemented as a piece of software completely running on the NIOS; in the latter, the compressor is implemented as a parallel battery of HW modules, with NIOS playing a supporting, retrieve-andstore role.
With them, we compared the performances of the software and hardware implementations of single channel compressors:
• in the SW-implemented compressor, a Bus Adapter module (BA in figure 5 ) packs two 16-bits words coming from a FIFO TEST into a single 32-bits word FIFO which is then fed to NIOS II to Golomb-encode, repack and commit to memory; the time taken is T write + T BUS ADAPTER + T read + T SW compressor = 31700 ticks@150 MHz
• in the HW-implemented compressor, NIOS II fills with 255 16-bits words a 16-bits FIFO TEST that feeds one VHDL module (the 'C' box in figure 5 ) performing the Golomb encoding and the packing of the 12-bits payload into 32-bits container words which are then pushed onto another FIFO from which the NIOS just reads and commits to memory; the time taken is T write + T HW compressor + T read = 40974 ticks@150 MHz
Inspection of these numbers seem to suggest that the SW implementation is quite faster than the HW one; in reality, these times are for single-channel only; while the SW times can be supposed to scale with the number of channels no less than linearly at best, the scaling of a battery of independent HW compressor modules is constant (since they can concurrently work on a number of channels), at least until the downstream NIOS committing their output to memory can keep up with their output bandwidth.
TESTBED #3 is used to find the threshold for the number of simultaneous compressor modules that can be served by a single NIOS; here the global data stream is substituted with 16 Input Generators (INPUT GEN in figure) in parallel, each encoding a unique 16-bit (ID compressor number plus an increasing counter ∈ [0 . . . 15]) whose Golomb encoding is 12 bits; this was done to programmatically check that no data is lost during transit. Each of these generators is fed into one replica of the compressor module, all of them performing the same task as in TESTBED #2 and passing their output to the collecting NIOS. This testbed is the most adherent to the structure that we expect to see in the final NA62 deployment.
From TESTBED #3 we find that one 150 MHz NIOS is able to consume data coming from 8 compressing modules that start feeding an empty FIFO; if the NIOS is started when the FIFOs are already full, the system is able to consume the output of only 5 compressing modules. The difference is given by the fact that, in the former case, any FIFO which is tested true against a FIFO EMPTY signal is simply skipped; this is faster than always consuming all FIFOs as in the latter case of FIFOs always full. We expect that in the normal operation the NIOS will operate in an intermediate regime between the abovementioned two. This result is shown in figure 6 ; the plot shows how many ticks a loop of the custom test&read operation on a variable number of FIFOs takes. The lower plot stands for starting to read FIFOs just after the reset, that also marks the start of the stream of encoded data; in this situation it is possible -given the data stream frequency -that the NIOS finds one or more FIFO still empty during the read loop (the test fails so that the read is skipped), leading to a speed-up of the whole read loop. The upper plot stands for the same measure with FIFOs already full for a number of samples lesser than the FIFO depth; the aim is timing a read loop with all complete test&read ops, i.e. the worst case for the NIOS task. The blue dashed line states the 80 cycles threshold to consume each 32 bits without any loss.
Results
With the current, artificial data, the typical compression ratio is around 20%, which just barely brings the bandwidth to within the constraints imposed onto the system. This is due to the fixed K Golomb encoding that we implemented as case study to understand whether the underlying hardware (i.e. the NIOS II processor) were suited to be adopted as real-time data compressor; this can surely be improved without a significant increase in computational demand. TESTBED #1 showed that the software-only data compression implementation can sustain only a single 16-bit data stream, confirming our initial design assumption about the necessity of introducing custom hardware blocks to perform compression within the data stream bandwidth constraints.
TESTBED #2 was used to thoroughly test the hardware compressor block, as explained in 3.4. Nevertheless, it gave also interesting results about hardware vs. software efficiency: the 5 MHz custom hardware block had similar performance to the 150 MHz NIOS II processor for data compression.
Considering the case of Testbed #3, we found out that, even after the introduction of the test&read FIFO custom instructions, the NIOS II processor at 150 MHz was able to manage only up to 8 encoded data input FIFOs (see figure 6 ), well below our original design constraint of 16 input FIFOs.
Moreover, the percentage of total FPGA logic utilization for a single NIOS II block (including compressors and data FIFOs) resulted to be 52%. For the two abovementioned reasons, the initially envisioned approach of implementing a dual NIOS II design eventually turned out to be unfeasible on the target device.
In other contexts one could also evaluate the chance of adopting a more performant FPGA device like the Stratix IV, that exhibits much lower occupation figures (see subsection 3.3), allowing for a more scalable architecture.
Conclusions and future work
The current design gave the chance to pursue interesting measures and developments. A compressor hardware block was built and extensively tested, together with its encoding/decoding accompanying software. The performed measures highlighted the need of further work to satisfy the project requirements; work is under way on Monte Carlo simulations of the apparatus in order to produce samples under a distribution law that resembles more closely the real one. Should this investigation find the current compression ratio to be insufficient, a finer tuning of the K parameter and a number of other optimizations are under study, e.g. an adaptive encoding scheme where the K parameter is chosen inspecting a sliding time window on the data stream or improvements to the compressing algorithm like pedestal subtraction. Since the interface between the HW compressor and the NIOS II is a bottleneck, one way to relieve this would bypass the NIOS II using an independent DMA engine to stream the output of 16/32 FIFOs straight into packet memory; in this way, the NIOS would be restricted to Ethernet encapsulation and transmission.
Moreover, the architecture could be rearranged to move the compressor blocks onto the 4 Stratix III that are present on the TEL62 motherboard, each of which could be able to compress its own managed 8 channels. From our FPGA resource usage analysis, doing this would lower the percentage of the Stratix II device logic utilization to a 38% figure, making it possible to synthesize the originally envisaged double NIOS II processor design, possibly including the abovementioned DMA controller, that from a very preliminary analysis occupies roughly the 2% of the Stratix II resources.
